



PCT/IB 0 4 / 0 2 2 4 7.
0 7.07.04



INVESTOR IN PEOPLE

REC	07 JUL 2004
WIPO	PCT

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

PRIORITY DOCUMENT


SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.




Signed

[Handwritten signature]

Dated

22 April 2004

[Faint, illegible text]



The
Patent
Office

1/77

Request for grant of a patent
(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

15JUL03 EB22596-1 003008
P01/7700 0.00-0316481.1

The Patent Office

Cardiff Road
Newport
Gwent NP10 8QQ

1. Your reference	PHGB 030111GBP		
2. Patent application number (The Patent Office will fill in this part)	<div style="display: flex; justify-content: space-between; align-items: center;"> 0316481.1 15 JUL 2003 </div>		
3. Full name, address and postcode of the or of each applicant (<u>underline all surnames</u>)	KONINKLIJKE PHILIPS ELECTRONICS N.V. GROENEWOUDSEWEG 1 5621 BA EINDHOVEN THE NETHERLANDS 07419294001		
Patents ADP Number (if you know it) If the applicant is a corporate body, give the country/state of its incorporation	THE NETHERLANDS		
4. Title of the invention	ACTIVE MATRIX DISPLAY		
5. Name of your agent (if you have one)			
"Address for service" in the United Kingdom in which all correspondence should be sent (including the postcode) Patents ADP number (if you know it)	Philips Intellectual Property & Standards Cent. Data Lane Redhill Surrey RH1 5HA 08359655001		
6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number	Country	Priority Application number	Date of filing
7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application	Number of earlier application	Date of filing (day/month/year)	
8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer "Yes" if: a) any applicant named in part 3 is not an inventor, or b) there is an inventor who is not named as an applicant, or c) any named applicant is a corporate body. See note (d))	YES		

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form


Description	10
Claims(s)	3
Abstract	1
Drawings	4 only RM

10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents
Statement of inventorship and right
to grant of a patent (*Patents Form 7/77*)
Request for preliminary examination and
search (*Patents Form 9/77*)
Request for substantive examination
(*Patents Form 10/77*)
Any other documents
(Please specify)

Signature



Date

1/17/03

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 81 5280

P L WILLIAMSON

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered "Yes" *Patents Form 7/77* will need to be filed.
- Once you have filled in the form you must remember to sign and date it.

DESCRIPTION

ACTIVE MATRIX DISPLAY

The invention relates to active matrix displays.

5

Active matrix liquid crystal displays (AMLCDs) are one well known example of active matrix display. In such displays, an active plate and a passive plate sandwich a liquid crystal. The active plate includes a number of electrodes for applying electric fields to the liquid crystal and the electrodes are generally arranged in an array. Row and column electrodes extend along the rows and columns of pixel electrodes, and are used to provide data signals to the pixels by means of thin film drive transistors which drive respective pixel electrodes.

In addition to a drive transistor, each pixel may also include a capacitor for maintaining charge on the pixel.

One difficulty is in providing the necessary circuits for decoding incoming signals and driving the row and column electrodes. Generally, such driver circuits are arranged around the outside the pixel array. This enables the pixel array to be formed on a glass substrate, and the row and column driver circuitry to be formed using integrated circuits on a dedicated printed circuit board or other carrier- for example foil.

There is currently much interest in the use of low temperature polysilicon (LTPS) or microcrystalline silicon to integrate some of the functions of a driver IC onto the glass of an AMLCD. Integration helps save some of the IC cost and can also make the display more compact. For example, the integration onto the substrate of the digital to analogue converters (DACs) used in the column driver circuitry has been considered, as well as the row driver circuits.

An alternative proposal is to mount the row driver chips on the edge of the display, thereby maintaining an integrated circuit but avoiding the need for a separate PCB or foil carrier.

30

However, whilst these approaches avoid the need for a dedicated row driver PCB, they give rise to increased resistance connections (metal tracks on the glass substrate) compared to connections on a PCB. These increased resistances can give rise to visually perceptible artefacts.

5

According to the invention there is provided an active matrix display, comprising:

an array of pixels provided over a common substrate, each pixel comprising a display element and a switching device, and the array of pixels defining a display area and the pixels being formed from a plurality of thin film layers;

column driver circuitry for providing signals to the pixels for driving the display elements; and

row driver circuitry for providing signals to the pixels for controlling the switching devices of the pixels,

wherein the display further comprises at least one conductor line extending along an edge of the display over the common substrate and outside the display area, and at least one conductor line comprising at least one layer additional to the plurality of thin film layers defining the array of pixels, and wherein at least one of the row driver circuitry and the column driver circuitry comprises a portion provided on the common substrate outside the display area and which connects to the at least one conductor line.

In this device, an additional conductor line is formed after the formation of the pixel array. This means a dedicated process can be used, in order to form a low resistance line, and to which low resistance connections can be made. These assist in the integration or mounting of row or column driver circuits onto the common substrate.

The row driver circuitry and/or the column driver circuitry can have an integrated circuit (chip) mounted on the substrate and connecting to the low resistance line or lines.

One or more of the conductor lines can be parallel to a side edge of the display, and row driver circuitry can then connect to this line or lines. In

addition or instead, one or more of the conductor lines can be parallel to a top/bottom edge of the display, and column driver circuitry can then connect to this line or lines.

5 The column driver circuitry may further comprises a column driver printed circuit board which connects to a column driver integrated circuit mounted on the substrate. The column driver PCB then provides the interface of the substrate to the other display electronics, and a separate row driver PCB can be avoided.

10 The at least one conductor line can be a plated line formed over a support defined by one or more of the plurality of thin film layers, or a printed line.

The low resistance lines can for example be used to carry a power supply line voltage, or a clock signal line. Furthermore, in an arrangement in which each pixel has a storage capacitor connected between the display
15 element and a common storage capacitor line, the low resistance line can carry the storage capacitor line voltage.

The invention also provides a method of fabricating an active matrix display, comprising:

20 forming an array of pixels over a common substrate within a display area of the substrate, each pixel comprising a display element and a switching device,

subsequently forming at least one conductor line extending along an edge of the display over the common substrate and outside the display area; and

25 connecting row driver circuitry or column driver circuitry to the at least one conductor line.

30 For a better understanding of the invention, embodiments will now be described, purely by way of example, with reference to the accompanying drawings in which:

Figure 1 shows a known liquid crystal pixel circuit;

Figure 2 shows the general components of a liquid crystal display;

Figure 3 shows a conventional arrangement of row and column driver circuits;

Figure 4 shows an arrangement of row and column driver circuits in accordance with the invention;

5 Figure 5 shows an example of thin film layers used in the display of the invention;

Figure 6 shows in cross section an example of the layers used in the active matrix array; and

10 Figure 7 shows how the layers of Figure 6 can be used to implement the invention.

It should be noted that none of the Figures are to scale. Like or corresponding components are generally given the same reference numeral in different Figures.

15

Figure 1 shows a conventional pixel configuration for an active matrix liquid crystal display. The display is arranged as an array of pixels in rows and columns. Each row of pixels shares a common row conductor 10, and each column of pixels shares a common column conductor 12. Each pixel
20 comprises a thin film transistor 14 and a liquid crystal cell 16 arranged in series between the column conductor 12 and a common electrode 18. The transistor 14 is switched on and off by a signal provided on the row conductor 10. The row conductor 10 is thus connected to the gate 14a of each transistor 14 of the associated row of pixels. Each pixel additionally comprises a storage
25 capacitor 20 which is connected at one end 22 to the next row electrode, to the preceding row electrode, or to a separate capacitor electrode. This capacitor 20 stores a drive voltage so that a signal is maintained across the liquid crystal cell 16 even after the transistor 14 has been turned off.

In order to drive the liquid crystal cell 16 to a desired voltage to obtain a
30 required grey level, an appropriate analogue signal is provided on the column conductor 12 in synchronism with a row address pulse on the row conductor 10. This row address pulse turns on the thin film transistor 14, thereby

allowing the column conductor 12 to charge the liquid crystal cell 16 to the desired voltage, and also to charge the storage capacitor 20 to the same voltage. At the end of the row address pulse, the transistor 14 is turned off, and the storage capacitor 20 maintains a voltage across the cell 16 when other rows are being addressed. The storage capacitor 20 reduces the effect of liquid crystal leakage and reduces the percentage variation in the pixel capacitance caused by the voltage dependency of the liquid crystal cell capacitance.

The rows are addressed sequentially so that all rows are addressed in one frame period, and refreshed in subsequent frame periods.

As shown in Figure 2, the row address signals are provided by row driver circuitry 30, and the pixel drive signals are provided by column address circuitry 32, to the array 34 of display pixels. The row address circuitry essentially includes timing circuitry, and the column address circuitry essentially includes digital to analogue converters (DACs) for converting a digital control signal, for example a 6 bit control signal, into an appropriate analogue level for driving a column conductor 12 associated with the DAC.

Figure 3 shows a conventional arrangement of row and column driver circuits. The row driver circuitry comprises a number of row driver chips 40, each mounted on their own support 42, which can be a flexible foil carrying copper conductive tracks. The flexible foil can be bent over so that the components lie along the edge of the display substrate and therefore do not significantly increase the footprint of the display module. The foils 42 have arrays of connection points which connect to the display substrate 44 (in particular to the row conductors) and to a row printed circuit board 46 which carries other components. Similarly, the column driver circuitry comprises a number of column driver chips 50, each mounted on their own flexible foil 52. The foils 52 also have arrays of connection points which connect to the display substrate 44 (in particular to the column conductors) and to a column printed circuit board 56 which carries other components. Of course the chips 40,50 may be mounted on the PCBs with banks of (flexible) connectors between the display substrate and the PCBs 46,56.

The copper tracks on the flexible foils provide good connections between the row and column driver chips and the display substrate as well as between the row and column driver chips and the PCBs.

There have been various proposed architectures which enable at least
5 part of the row and/or column driver circuitry to be formed on the same substrate as the pixel array. This can eliminate the need for a separate PCB for the row and/or for the column.

One possibility is to make integrated circuits on the glass substrate using the same thin film technology as used to form the pixel array. Another
10 possibility is to mount the row driver chips on the edge of the display. However, the high resistance of the metal tracks on the glass substrate is a limitation, particularly for large displays.

Figure 4 shows an arrangement of row and column driver circuits in accordance with the invention. The row and column driver chips 40, 50 are
15 mounted on the display substrate 44. This makes it possible to avoid completely the need for a row driver PCB. As shown in Figure 4, the column driver may still use a simplified column driver PCB 58 with connectors 60 to the display substrate 44.

In order to overcome the problems of high resistance connections on
20 the glass substrate, one or more conductor lines 62a, 62b are provided extending along one or more edges of the display, over the common substrate and outside the display area 63.

In the example shown, two conductor lines 62a, 62b are shown at one side edge of the display adjacent the row driver chips 40, and one conductor
25 line 62c is shown at a top side edge of the display adjacent the column driver chips 50. These conductors provide low resistance interconnections, and are added by plating or printing techniques after the thin film fabrication process, so that they do not complicate or raise the cost of the array fabrication process.

30 In this way, these additional conductor lines have a printed or plated layer which is additional to the plurality of thin film layers defining the array of pixels. One or more of the thin film layers may, however, combine with the

printed or plated layer to define the low resistance additional conductor lines. The additional conductor line or lines are formed after the formation of the pixel array. This means a dedicated process can be used, in order to form low resistance lines, and to which low resistance connections can be made. 5 These assist in the integration of row or column driver circuits onto the common substrate.

The low resistance conductor line or lines can be plated over a suitably patterned one of the thin film layers of the pixel array or may be printed.

By way of example, the low resistance lines can be used to carry a 10 power supply line voltage, a clock signal line, and/or the common storage capacitor line (reference 22 in Figure 1).

The invention can be applied to many different types of liquid crystal display. By way of one example only, a field shielded pixel design will be described below. In this type of pixel configuration, the pixel electrodes 15 overlap the row and column conductors 10,12, so that there is no gap between the row and column conductors and the pixel electrodes, which would otherwise need to be shielded. This results in a high aperture pixel.

Figure 5 shows a cross-section through the TFT 14 of a FSP panel, in which a back channel etch (BCE) bottom gate TFT is used as the active matrix 20 switching device.

The pixel electrode 70 overlaps the row conductor as shown in Figure 5 and also overlaps the column conductor 12 (not seen in Figure 5). The metal row and column conductors 10, 12 block the passage of light. The pixel electrode 70 is provided over a polymer layer 72 and contacts the drain 74 of the TFT 14 through a via 76 in the polymer layer 72. 25

A bottom gate TFT 14 is shown in Figure 5, and comprises a metal gate which is integral with the row conductor 10. A gate dielectric layer 11 overlies the gate, on top of which is formed the silicon (amorphous or polycrystalline) transistor body 78. The source and drain 80,74 are defined by a top metal 30 layer integral with the column conductors 12.

There are many other different pixel designs, and further details will not be given in this application. By way of example, Figure 6 shows how the thin

film layers of Figure 5 can be patterned to enable the low resistance lines to be formed outside the display area using plating.

The low resistance line 62a is formed on an area of the ITO pixel electrode layer 70 which extends down to the row/gate electrode layer 10. In this area of the substrate, none of the other TFT layers are formed.

The low resistance line 62b is also formed on an area of the ITO pixel electrode layer 70, but which extends down to the metal drain/source and column electrode layer 74,80. In this area of the substrate, the drain source layer can be formed directly over the gate dielectric 11, although if the processing of the TFT layers does not allow this (without introducing additional mask steps) the other transistor layers can remain beneath the layer 74,80.

In both cases, the ITO well acts as the plating electrode, so that a large low resistance plating area 90 can be formed. The width of the top of the ITO pad is selected to define the desired width of the low resistance line, and the depth is controlled by the plating process. The chip pads can be bonded directly onto a plated area. The plating metal will typically be copper.

The low resistance line 62b Figure 6 allows the row conductors to pass beneath (not shown in Figure 6) so that the row chips can still make contact to the row conductors in conventional way, through a series of vias.

Plating into a via as shown in Figure 6 allows connection to be made to the underlying row or column conductors. If this is not required, for example if the low resistance line is for the power supply to the row or column driver chips, then an ITO line may be formed on top of the polymer layer 72, and no via is then required. This ITO line is then plated in the same way as shown in Figure 6.

The etching of the polymer layer 72 can be performed in a single step for both lines, using an etchant which stops when a metal layer is reached. This can of course be the same process used for forming the well 76 used to connect the ITO pixel electrode to the TFT drain. Thus, the support for the plating operation can be formed using the normal TFT processes required for the manufacture of the TFT array.

The low resistance lines are typically not for carrying the row signals, but are instead for the power supply line, clock signals or common electrode connections.

Figure 7 shows a simplified arrangement of two row driver chips 40. By way of example, each chip 40 can receive a clock signal to one of its connection pads from the line 62a, and a power supply from the line 62b. The chips are mounted directly over spurs from the lines 62a and 62b. The row conductors pass beneath the line 62b (as shown in Figure 6) and connect to the chip in same way that the conventional foils connect to the row conductors.

The same principles can be used for the connection to the low resistance line 62c, and this will not be described in further detail.

The use of printing avoids the need for a metal support as required when plating, as described above. This printing may therefore be carried out directly over the layer 72.

In the examples above, row and column driver chips are shown mounted on the display substrate. However, the invention can be used when part of the row or column driver circuitry is formed from the thin film layers of the pixel array. The additional conductors can then overwrite this circuitry to provide low resistance interconnections. Thus, the invention in general provides that at least a portion of the row and/or column driver circuitry is provided on the common substrate outside the display area, which connects to the low resistance conductor line, and this portion may for example be an integrated circuit (chip) and/or other components.

The low resistance line or lines can be formed after the active matrix substrate has been formed but before cell manufacture, or else after cell manufacture (namely after assembly of the top and bottom substrates between which the liquid crystal layer is sandwiched). If the lines are added after cell manufacture, then a wide range of processes can be used, as compatibility with the cell making process is not required.

As mentioned above, the low resistance lines can be formed by plating or printing, but other processes may also be used. A suitable plating process could be electro-deposition or electroless deposition of additional metal onto a

metal support structure on the edge of the active plate. This support structure could use the metal layer of the row conductors and/or of the column conductors, as shown above. The row conductor is typically around 300nm thick, and this could be plated with a thick, 5 - 20 micron, copper layer by dipping the edge of the completed cell into a copper plating bath. The copper will selectively plate onto the existing conductors, so that no additional patterning process is needed. Furthermore, the plating process can be carried out on many plates at a time in a batch process.

A passivating layer can be provided over the low resistance lines to protect the metals from subsequent corrosion, and this could be applied after IC chips are mounted on the glass substrate.

A printing process could be inkjet printing of a metal precursor, such as metal nanoparticles in a solvent, which is converted to a conducting film by subsequent heat treatment. Alternatively, a molten metal can be inkjet printed, which solidifies on contact with the substrate.

There are many other ways to form the additional line independently of the thin film deposition processes used to form the active plate and these will be apparent to those skilled in the art.

Other examples will also be apparent to those skilled in the art.

CLAIMS

1. An active matrix display, comprising:
an array of pixels provided over a common substrate, each pixel
5 comprising a display element and a switching device, and the array of pixels
defining a display area and the pixels being formed from a plurality of thin film
layers;
column driver circuitry for providing signals to the pixels for driving the
display elements; and
10 row driver circuitry for providing signals to the pixels for controlling the
switching devices of the pixels,
wherein the display further comprises at least one conductor line
extending along an edge of the display over the common substrate and
outside the display area, the at least one conductor line comprising at least
15 one layer additional to the plurality of thin film layers defining the array of
pixels, and wherein at least one of the row driver circuitry and the column
driver circuitry comprises a portion provided on the common substrate outside
the display area and which connects to the at least one conductor line.
- 20 2. A display as claimed in claim 1, wherein the portion of the at least one
of the row driver circuitry and the column driver circuitry comprises an
integrated circuit provided on the common substrate outside the display area.
3. A display as claimed in claim 2, wherein the row driver circuitry
25 comprises at least one row driver integrated circuit mounted on the common
substrate, and wherein the at least one conductor line is parallel to a side edge
of the display.
4. A display as claimed in claim 3, wherein the at least one conductor line
30 comprises a plurality of lines parallel to the side edge of the display.

5. A display as claimed in claim 2, wherein the column driver circuitry comprises at least one column driver integrated circuit mounted on the common substrate, and wherein the at least one conductor line is parallel to a top edge of the display.

5

6. A display as claimed in claim 5, wherein the at least one conductor line comprises a plurality of lines parallel to the top edge of the display.

7. A display as claimed in claim 5 or 6, wherein the column driver circuitry
10 further comprises a column driver printed circuit board which connects to the at least one column driver integrated circuit.

8. A display as claimed in any preceding claim, wherein the at least one conductor line comprises a plated line formed over a support defined by one or
15 more of the plurality of thin film layers.

9. A display as claimed in any one of claims 1 to 7, wherein the at least one conductor line comprises a printed line.

20 10. A display as claimed in any preceding claim, wherein the at least one conductor line comprises a power supply line.

11. A display as claimed in any preceding claim, wherein each pixel further comprises a storage capacitor connected between the display element and a
25 common storage capacitor line, and the at least one conductor line comprises the storage capacitor line.

12. A display as claimed in any preceding claim, wherein the at least one conductor line comprises a clock signal line.

30

13. A method of fabricating an active matrix display, comprising:

forming an array of pixels over a common substrate within a display area of the substrate, each pixel comprising a display element and a switching device;

5 subsequently forming at least one conductor line extending along an edge of the display over the common substrate and outside the display area; and

connecting row driver circuitry or column driver circuitry to the at least one conductor line.

10 14. A method as claimed in claim 13, wherein the row driver circuitry or the column driver circuitry comprises an integrated circuit, and connecting comprises mounting the integrated circuit on the substrate and providing electrical connections to the at least one conductor line.

15 15. A method as claimed in claim 13 or 14, wherein the at least one conductor line is formed by plating over one of layers forming the array of pixels.

20 16. A method as claimed in claim 15, wherein the plating is over a thin film metal layer used to form row conductors in the pixel array.

17. A display as claimed in claims 13 or 14, wherein the at least one conductor line is formed by printing.

ABSTRACT

ACTIVE MATRIX DISPLAY

An active matrix display is provided with conductor lines 62a, 62b, 62c
5 extending along edges of the display over the display substrate but outside the
display area 63. These conductor lines comprise at least one layer 90 which is
additional to the thin film layers defining the array of pixels. Row driver
circuitry and/or column driver circuitry has a portion 40,50 provided on the
common substrate outside the display area 63 and which connects to the
10 conductor lines. A dedicated process can be used for the conductor lines in
order to form a low resistance lines. These assist in the integration or
mounting of row or column driver circuits onto the common substrate.

[Fig. 4]




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.